Available online at [www.jnasci.o](http://www.jnasci./)rg ©2015 JNAS Journal-2014-4-3/345-350 ISSN 2322-5149 ©2015 JNAS

Designing an Ultra Low Power Digital-to-Analog Converter: A 8-bit 144nW 40MHz 90nm D/A

Reza Daolatabadi1* and Mojtaba Mohammadpoor²

Department of Electrical Engineering, Azad University of Gonabad, Gonabad, Iran

*Corresponding author***:** Reza Daolatabadi

ABSTRACT: In this paper an ultra-low power Digital-to-Analog Converter (DAC) for ultra-low power applications is presented. A number of techniques are used to reduce the power consumption and relatively boost the speed of the DAC. These techniques include low current source and mirrors besides using low-voltage design with the aid of supply voltage as low as 1v. The circuit is designed in 90nm CMOS technology and simulations show that the 8-bit DAC consumes almost 144nW, 176nW and 615nW at the speeds of 40MHz, 46MHz and 50MHz respectively, i.e. it minimally dissipates only 144nW. Lower values couldn't be obtainable due to negative effects of lower scaled current sources on circuit performance. Higher speeds can be achievable at the cost of more power dissipation. There salts show that the proposed DAC could seriously compete with other DACs in ultra-low power applications, having relatively higher speed in comparison to its counterparts.

*Keywords***:** D/A, Ultra Low Power, Low Voltage Design, 8-bit DAC, MOSFET, FOM, SFDR, RFID, INL, DNL.

INTRODUCTION

THE Digital-to-Analog Converter (DAC) is the vital building block in many control systems such as video signal processor, digital signal synthesizer, HDTV and LCD driver ICs (column- and gate-driver ICs) and also in modern wireless transceivers where a large number of auxiliary DAC's are used to control RF circuits (1)(2)(3). Yet, ultralow power DACs (nW range) could have been used widely in RFID, Wireless Sensor Network (WSN) and any digital assisted analog circuit, which typically needs low sampling rate and on the contrary requires low power consumption and small area for cost savings.

Discrete Time Sampling and Amplitude Quantization are the two fundamental processes which occur in a typical sampled data system as first step in design of DAC (17)(18). Fig. 1 shows a real-time system, but for data analysis and many signal processing applications, the signal is digitized and never converted back to analog.

Many of the DACs in literatures are based on device scaling techniques, namely current scaling, voltage scaling and charge scaling (19)(20) . Current-mode D/A converters are intended for high speed applications (4), though it has also the potential of being utilized in low power application where speed is not the major concern. Presented architecture in this paper proves that not only the ultra-low power consumption can be obtained in current-mode DAC but also relatively higher speeds are achievable in comparison with other architectures.

Figure 1. Discrete Time Sampling and Amplitude Quantization in design of DAC

In Fig. 2, we show a basic A/D and D/A with the analog input, voltage reference, sampling clock, digital output lines and the supplies. A DAC puts out a discrete voltage (or current) related to the digital code. The DAC cannot put out voltages between its codes. An ADC converts an analog signal to a digital code – the code is valid for a range of analog inputs (21). The schematic model is shown in Fig. 2.

Figure 2. In this figure that is basic A/D and D/A with the analog input, voltage reference, sampling clock, digital output lines and the supplies are shown

Most ADCs today are used to process AC signals, and therefore there must be a sample-and-hold (SHA) function (22). Many ADCs of the 1970s required external SHAs, but today the function is built in to practically all ADCs. This allows the ADC to be completely specified for DC and AC performance, and the user does not need to worry about interfacing a discrete SHA to a separate ADC (encoder). Four key ADC Market segments:

- Data Acquisition,
- Precision Industrial Measurement,
- Voice band and Audio,
- High Speed

High Speed implying sampling rates greater than approximately 10MSPS—although this line of demarcation is somewhat arbitrary. A 2MSPS 16-bit SAR ADC is definitely "high speed" in its class. A basic understanding of the three most popular ADC architectures is valuable in selecting the proper ADC for a given application.

Architecture of Proposed DAC

The basic idea of the current-mode DAC has depicted in Fig. 3, illustrating 8 current sources passing their currents through the resistor R which alters the weighted currents into a corresponding voltage. Supply voltage as low as 1v has been used for the circuit due to having least power consumption and the best performance. By selecting a 1.85nA for current I and adopting a large resistor of value 1MΩ for R this architecture simply could have a low power dissipation. Larger capacitor and therefore lower current of I can degrade the performance of the circuit significantly.

Figure 1. Figure 3. Regular current-mode DAC

In Fig. 4 current sources and switches of the Fig. 3 have been replaced by current mirrors and MOSFETs, respectively. Input digital bits are applied to switching MOSFETs, allowing corresponding scaled currents to pass through R resistor. Thanks to weighted currents a weighted output voltage at node Vow ill is produced as well.

Figure 4. Current sources and switches of the Figure 1 has been replaced by current mirrors and MOSFETs

As the generations of MOSFETs scales down the channel-length modulation effect results in significant error of copying currents in current mirrors (5). As illustrated in Fig. 5, in order to suppress the short channel effects, cascade current sources has been used. The switches (B0-B7) are implemented to keep the capacitor voltage and current mirrors on. It will increase the speed, since the node capacitor does not need to recharge after switching. They are shown in Figure 3. Current from the current source is switched either to the output or to the power supply. Such a configuration helps to keep the current sources stable during switching. Moreover, the wider MOSFETs, the larger MOS capacitances will be produced, spending more time to discharge. They are there to keep the capacitor voltage and current mirrors on. It will increase the speed, since the node capacitor does not need to recharge after switching.

Figure 5. Architecture of the DAC and discharging MOSFETs plus cascade current sources

Simulation Results

When all input bits are high, all current sources will draw currents from the supply through resistor R, leading to shortest settling time and higher speed. Whereas the input code of 00000001 will produce the longest settling time, due to passing the least current through the resister R, and lowest speed. Therefore in order to evaluate the maximum speed of the DAC the preceding code had been applied to the DAC and consequently the maximum speed of 40MHz acquired only at the cost of 144nW power dissipation. Simulations show the INL and DNL of the DAC are -3.9~2.3LSB and ±2.7LSB, respectively, illustrated in Fig. 6 and Fig. 7.

Resolution is right proportional to power dissipation and inversely proportional to log Sfdr and Fom, that is, the more resolution the more power will be dissipated, undoubtedly. The more resolution the less Sfdr and Fom. The amount of such power consumption, Sfdr and Fom is simulated and demonstrated in Fig. 8. It shows that with the resolution of 10 bit the power dissipation will be up to 800nW. Simulations are performed at the voltage supply of 400mv.

Indeed for lower frequency the power consumption will be lower; this fact is illustrated in Fig. 9. It shows that this ADC consumes almost 76.8μW at 1GHz and 144nW at 40MHz. Table 1 demonstrates the results of simulations and makes a comparison with DACs in other papers.

Load is right proportional to Sfdr and inversely proportional to output range variation, the more Load the more Sfdr & less output range variation, undoubtedly. The amount of such Sfdr & output range variation is simulated and demonstrated in Fig. 10. It shows that with the Load of 16MΩ the Sfdr will be up to 900 & output range is less than 10mv and with the Load of 1MΩ the Sfdr will be to about 0.1 & output range is about of 400mv. finally Fom & Sfdr vs frequency, the simulation result is show in the Fig. 11, that see both is reduce with increased frequency.

Figure 6. Integral nonlinearity@ 40MHz

Figure 7. Differential nonlinearity @ 40MHz

Figure 8. Power dissipation, FOM & SFDR vs. resolution

Figure 9. Power dissipation vs. sampling frequency

CONCLUSION

In this paper, a low power current-mode D/A converter based on traditional architecture has been proposed. The DAC has been designed in 8 bit resolution and 40MHz speed at the cost of only 144nW power dissipation has been obtained. In order to reduce the total power consumption this DAC architecture has enjoyed an ultra-low current source and a large resister with the value of 1MΩ as well as a low voltage supply of 400mv. Simulation results show that the INL and DNL of this DAC are -3.9~2.3 LSB and -±2.7 LSB, respectively. Although DNL and INL show a wide range in terms of LSB, such a low power DAC could be utilized in passive RFID tags where low power dissipation outweighs precision. Simulations also depict that the proposed DAC has ultra-low power consumption and notice able speed in comparison with other DACs with the same range of power consumption. We can hope to make this system in future and we would like it feasible to upgrade.

REFERENCES

Binti Sharuddin I and Lee L. 2014. "An ultra-low power and area efficient 10 bit digital to analog converter architecture", 2014 IEEE International Conference on Semiconductor Electronics (ICSE), 27-29 Aug, pp. 305 – 308.

Chen CM, Tsai TW and Hung CC. 2013. "Fast transient low-dropoutvoltage regulator with hybrid dynamic biasing technique for SoC application", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 9, pp.1742 -1747.

Chen ZH and Foster DF. 2011. "A 3mW 8-Bit radiation-hardened-by-design DAC for ultra-wide temperature range from? 180°C to 120°C," Circuits and Systems (ISCAS), 2011 IEEE International Symposium on, vol., no., pp.997-1000, 15-18 May.

Clerk Maxwell J. 1892. "A Treatise on Electricity and Magnetism," 3rd ed., vol. 2. Oxford: Clarendon, pp. 68-73.

- Dijkstra E, Nys O and Blumenkrantz E. 1995. "Low power oversampled A/D converters", In: van de Plassche RJ (ed) Advances in analog circuit design. Kluwer Academic Publishers, Norwell, p 89, 1995.
- Greshishchev YM, Pollex D, Shing-Chi W, Besson M, Flemeke P, Szilagyi S, Aguirre J, Falt C, Ben-Hamida N, Gibbins R and Schvan P. 2011. "A 56GS/S 6b DAC in 65nm CMOS with 256×6b memory," Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International , vol., no., pp.194-196, 20-24 Feb.
- Jacobs IS and Bean CP. 1963. "Fine particles, thin films and exchange anisotropy," in Magnetism, vol. III, G. T. Rado and H. Suhl, Eds. New York: Academic, pp. 271-350.

Kaufman CJ. 1992. Rocky Mountain Research Laboratories, Boulder, CO, personal communication.

- Kubokawa R, Ohshima T, Tomar A, Ramesh P, Kanaya H and Yoshida K. 2010. "Development of low power DAC with pseudo Fibonacci sequence ,"Circuits and Systems (APCCAS), 2010 IEEE Asia Pacific Conference on, vol., no., pp.370 - 373, 6- 9 Dec.
- Lee YH, Peng SY, Wu ACH, Chiu CC, Yang YY, Huang MH, Chen KH, Lin YH, Wang SW, Yeh CY, Huang CC and Lee CC. 2012. "A 50 nA quiescent current asynchronousdigital-LDO with PLL-modulated fast-DVS power management in 40 nm CMOS for5.6 times MIPS performance", Proc. IEEE Symp.VLSI Circuits, pp.178 -179 2012.
- Liu YT, Lie DYC, Hu W and Nguyen T. 2012. An ultra-low power CMOS transconductor design with wide input linear range for biomedical applications, in IEEE International Symposium on Circuits and System, pp. 2211–2214.
- Nagatani M, Nosaka H, Yamanaka S, Sano K and Murata K. 2011. "Ultrahigh-Speed Low-Power DACs Using InP HBTs for Beyond-100-Gb/s/ch Optical Transmission Systems ,"Solid-State Circuits, IEEE Journal of, VOL. 46, NO. 10, OCTOBER.
- Njinowa MS, Buie HT and Boyer FR. 2013. " Design of Low Power 4-Bit Flash ADC based on standard cells" , in Proc. IEEE International New Circuits and Systems Conference (NEWCAS), pp.1-4, June 16-19.
- Sexton FW, Fleetwood DM, Shaneyfelt MR, Dodd PE and Hash GL. 1997. "Single event gate rupture on thin gate oxides," IEEE Trans. Nucl. Sci., vol. 44, no. 6, pp. 2345-2352, Dec.
- Seo DW, Member IEEE and McAllister GH. 2007. ALow-SpuriousLow-Power12-bit160-MS/sDAC in90 nmCMOSforBasebandWirelessTransmitter, IEEE Journal of Solid-State Circuits, Vol.42,NO.3, pp. 486-495.
- Song Y and ZeljkoIgnjatovic ZG. 2010. "A Low Power Linearity-Ratio-Independent DAC with Application in Multi-Bit ΔΣ ADCs," Circuits and Systems (MWSCAS), 2010 53rd IEEE International Midwest Symposium on, vol., no., pp.481 - 484, 1-4 Aug.
- Wei-Hsin T, Chi-Wei F and Jieh-Tsorng WU. 2011. "A 12b 1.25GS/s DAC in 90nm CMOS with >70dB SFDR up to 500MHz," Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International , vol., no., pp.192-194, 20- 24 Feb.
- Xiaohong L and Shouli Y. 2006. "A Low Power, Low Distortion Single-bit Sigma-Delta Audio DAC with Distributed Feedback from Analog Output," Circuits and Systems, 2006. MWSCAS '06. 49th IEEE International Midwest Symposium on, vol 1, no., pp.17 - 21, 6-9 Aug.
- Yorozu Y, Hirano M, Oka K and Tagawa Y. 1982. "Electron spectroscopy studies on magneto-optical media and plastic substrate interface," IEEE Transl. J. Magn. Jpn. vol. 2, pp. 740-741, August 1987 (Dig. 9th Annual Conf. Magn. Jpn., p. 301).
- Young M. 1989. The Technical Writer's Handbook.Mill Valley, CA: University Science.